This paper presents the theory and algorithm for SPFD-based global rewiring (SPFD-GR). SPFD-GR allows us to globally replace a target wire with some alternative wire possibly far away from the target. It successfully overcomes the limitations of the existing SPFD-based local rewiring algorithm (SPFD-LR), which can only replace a wire with another wire that has the same destination node. In order to perform SPFD-based global rewiring, we developed the theory and algorithm for solving a fundamental problem in SPFD-based rewiring: Given the in-pin functions of a node and the SPFD at the node's out-pin, is there a way to modify the node's internal function so that the SPFD at the node's out-pin can be satisfied? Combined with a state-of-the-art partitioning algorithm, SPFD-GR scales well to large circuits with good synthesis quality. Our SPFD-based rewiring algorithm is ideal for LUT-based FPGAs, where the node's internal function can be changed freely without any area or delay penalty. Extensive experimental results show that for LUT-based FPGAs, the rewiring ability of SPFD-GR (in terms of the number of wires that have alternative wires) is 1.45, and 3 times that of SPFD-LR and an ATPG-based rewiring algorithm (with a preliminary experimental flow), respectively, while the run time is quite acceptable. When applied to the post-mapping area reduction for large LUT-based FPGAs under circuit depth restriction, SPFD-GR achieves 17.1% average area reduction, with no or little delay increase.
INTRODUCTION
Rewiring is a technique that replaces a wire with another wire to achieve performance improvement or area reduction. Recently, it has received increased attention due to the need for the interaction between logic synthesis and layout design to solve the timing closure problem. The existing rewiring approaches include the automatic test pattern generation (ATPG) based redundancy addition and removal [2] [5] [6] [7] [12] [14] [15] , symmetry detection [4] , and the SPFD (Set of Pairs of Functions to be Distinguished) [19] [17] based algorithms.
ATPG-based redundancy addition and removal is the earliest and widely used approach. It uses ATPG techniques to add a redundant wire (alternative wire) making the target wire redundant and removable. The advantage of the ATPG-based method is that it is capable of global rewiring, i.e., removing a target wire by adding an alternative wire possibly "far away" from the target wire in the circuit. However, when applied to LUT-based FPGAs, it is hard for the ATPG-based rewiring methods to take the advantage of the flexibility of k-input look-up tables (which can implement any k-input Boolean function).
The SPFD-based rewiring algorithm was first proposed in [19] and applied to the LUT-based FPGA synthesis. The authors of [17] successfully applied the SPFD method to the technologyindependent logic synthesis. The SPFD-based method has also been applied to floorplanning and placement of multi-level PLAs [8] and low-power designs for FPGAs [13] .
The SPFD-based method can easily change a node's internal function, which makes it especially attractive for LUT-based FPGA synthesis. However, existing SPFD-based rewiring algorithms only find alternative wires locally, requiring the destination node of the alternative wire to be the same as that of the target wire. In this paper, existing SPFD-based rewiring algorithms generally are referred as SPFD-LR (SPFD-based local rewiring).
LR and an ATPG-based rewiring algorithm, respectively, for LUT-based FPGA synthesis. When applied to the postmapping area reduction under circuit depth restriction for large FPGA designs, SPFD-GR achieves an average of 17.1% in area reduction with little or no delay increase (Section 7).
TERMINOLOGY AND DEFINITIONS
This section reviews some terminology and definitions. The circuits referred in this paper are combinational circuits. A sequential circuit can be treated as a combinational circuit by assuming the outputs and inputs of sequential elements as the primary inputs and outputs of the circuit, respectively. We assume that the input circuit is a mapped K-LUT network, meaning that each logic cell (or node) in the circuit has a single out-pin p 0 and up to K in-pins (p 1 , p 2 ,…, p n , n≤K). Each pin is associated with a global logic function g 0 , g 1 , g 2 , …, g n , respectively, in terms of the primary inputs of the circuit. Each node has an internal logic function g 0 = f(g 1 , …, g n ) that defines the logic relationship between the out-pin and the in-pins of the node, and can be any Kinput function.
For wire q 1 → q 2 , as shown in Figure 1 , G 2 is its source node and G 3 is its destination node. Transitive fanout nodes of pin q i are the nodes on the paths from q i to a primary output (PO). Transitive fanout nodes of a node are the transitive fanout nodes of the node's out-pin. A dominator of pin q i is a transitive fanout of q i through which all the paths from q i to POs must pass. A dominator of a wire is the dominator of the wire's destination pin. For example, in Figure 1 , G 5 is the only dominator of pin p 1 , while both G 3 and G 5 are the dominators of pin q 2 as well as wire q 1 → q 2 .
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Figure 1. Illustration of dominator
Given a function pair (π 1 ,π 0 ), π 1 ≠0, π 0 ≠0 and π 1 π 0 ≡ 0, function f is said to distinguish (π 1 ,π 0 ) if either one of the following two conditions is satisfied [17] :
can be understood as f = 1 when π 1 =1, or f = 0 when π 0 =1 [19] . The second condition can be interpreted in the same way.
An SPFD is a Set of Pairs of Functions to be Distinguished. It is usually represented as P = {(π 11 , π 10 ), (π 21 , π 20 ), …, (π m1 , π m0 )}. Function f is said to satisfy an SPFD if f distinguishes all the function pairs in the SPFD set. An atomic SPFD pair is a function pair in which the two functions are the minterms which are expressed by the input functions of a node. An atomic SPFD is an SPFD that contains only one or several atomic SPFD pair(s). SPFD is described as a new way to express the "don't-care" conditions and provide flexibility to implement a node [3] .
REVIEW OF SPFD CALCULATION
First, we briefly review the method proposed in [19] for SPFD calculation. For an existing logic network, the calculation of the SPFDs usually consists of two steps: 1) Traverse the entire circuit from primary inputs (PIs) to primary outputs (POs) and calculate the logic functions at all pins.
2) Calculate the SPFDs backward from POs to PIs.
At each pin, the SPFD calculation methods is done according to the following 3 cases: a) At each PO, O i , the SPFD has only one function pair, P = {(f i1 , f i0 )}, where f i1 is the on-set function of O i , and f i0 is the off-set function of O i . b) At a node's out-pin, the SPFD is the union of its fanout pins' SPFDs.
c) For the in-pins of a node, once its out-pin SPFD has been obtained, the in-pin SPFDs are obtained by decomposing its out-pin SPFD into atomic SPFD pairs and assigning the function pairs backwards to in-pins.
In [19] , the SPFD-based rewiring algorithm is done in the following way: Given a target wire w r with destination node G, as shown in Figure 2 , if there is another alternative wire w a whose function satisfies the SPFD S={(π 11 , π 10 ), (π 21 , π 20 ), …} assigned to w r , w a can be used to replace w r . Note that the alternative wire found by this process must have the same destination node as the target wire. Therefore, we refer this operation as local rewiring (SPFD-LR). 
SPFD-BASED GLOBAL REWIRING ALGORITHM
In this section, we present our SPFD-based global rewiring algorithm, named SPFD-GR. The general global rewiring problem can be formulated as follows: Given target wire w r with destination node G 1 , can we add at most one wire to some node G D in the network with possible modification of the internal function of G D and other nodes in the circuit so that we can remove w r while preserving functions at the network's primary-output? (See illustration in Figure 3 .) This problem can be divided into two cases: 1) When G D = G 1 , the problem can be solved using SPFD-LR; 2) When G D ≠ G 1 and the SPFD on w r is not empty, we must determine how to select G D and how to perform the logic transformation. This paper solves the second case (considerably more difficult), and our solution in fact also subsumes the first one.
We make use of the concept of dominators of a wire (e.g. G D in Figure 3 ), which is widely used. The effect of removing the target wire must pass through its dominators to any PO. Therefore, after removing w r , if we have a way to modify the internal functions of some dominator G D and possibly other nodes so that G D 's out-pin SPFD is satisfied, then, we have a way to keep the logic functions of all POs unchanged. This idea can be formulated to the following algorithm. Step 1) Temporarily remove w r from G 1 and re-calculate the output function of G 1 ;
*
Step 2) Propagate G 1 's new output function through its transitive fanouts until reaching G D ;
Step 3) Try to modify G D without wire addition so that f D distinguishes the SPFD at G D ' s out-pin (using the theory and algorithm to be presented in Section 5.1). If successful, go to Step 6. Otherwise, go to the next step;
Step 4) Try to modify G D by adding a new wire w a so that f D distinguishes the SPFD at G D ' s out-pin (using the theory and algorithm to be presented in Section 5.2). If successful, go to Step 6; or try another candidate wire and repeat this step. If no candidate is left, go to the next step;
Step 5) (Fail) Restore the functions of G 1 and its transitive fanouts until G D . Return fail.
Step 6) (Success) Permanently remove w r , and
Update the internal function of transitive fanouts of G D as necessary.
Update the SPFDs from the changed nodes close to POs backwards to the destination node of the wire selected as the next target wire. Return success.
For a given target wire w r , in order to find an alternative wire, the algorithm will go through all of its dominators one by one from the destination node of w r to primary outputs until an alternative wire is found or exhaust all dominators.
The SPFD-GR algorithm, assumes that the target wire is given. The way to choose a target wire depends on the application.
* By removing a wire from a node, we mean to set the wire's logic value to either 0 or 1. At first we set the target wire as 1, and try to find an alternative wire under this situation. If we cannot find any alternative wires, we will set the target wire as 0 and repeat the process.
When our objective is to minimize the circuit area, we select a wire that enables deletion of a node or packing of the node with some other nodes. For example, if we can replace a wire which is the only fanout of some nodes, we can achieve area reduction.
To maximize area reduction, we developed an edge distribution heuristic. When we distribute an atomic SPFD pair of the output of a LUT to its inputs, we may have different input ordering. The authors of [19] use the natural ordering of a node's inputs. In this paper, we propose a fanout-oriented input ordering heuristic. We first choose the input edge that has the largest fanout number to assign an atomic SPFD. Therefore, the edge with fewer fanouts will have fewer atomic SPFDs. As a result, this edge is easier to be replaced by another one.
It is worth noting that in Figure 3 , G 1 is also a dominator of w r . Therefore, the SPFD-GR is also capable of doing local rewiring. The difference of both methods in local rewiring is that SPFD-GR "cares" whether the SPFD at the out-pin of a node can be satisfied, while SPFD-LR "cares" whether the SPFD at an input of a node can be satisfied by another node's out-pin function. For example, in Figure 3 , we check whether the SPFD of G D 's out-pin can be satisfied by a combination of p 1 , p 2 , …, and w a . In Figure 2 , we only verify whether the SPFD of input wire w r can be satisfied by w a . Therefore, SPFD-GR can find more local rewiring cases than SPFD-LR does. However, SPFD-LR is faster and covers enough local rewiring cases. Therefore we still use SPFD-LR to do local rewiring in our experiments.
THEORY OF SPFD-BASED GLOBAL REWIRING
As shown in the previous section, the key steps in the SPFD-GR algorithm are based on answering to the following two questions: (1) For a node in the circuit, given its in-pin functions and out-pin SPFD, is there a way to modify the internal function of the node so that its out-pin function still distinguishes its out-pin SPFD? (2) If the answer to question 1 is "no", can we add a wire to the node and modify the node's internal function so as to make its out-pin function distinguish its out-pin SPFD? We call this problem the node modification problem.
In the following two subsections, we will present two efficient checking procedures to solve the node modification problem. We consider two cases: i) modifying a node without adding a wire; and ii) modifying a node by adding a wire.
Node Modification without Wire Addition
Given a node's in-pin functions, the output function of the node can be expressed as the sum of minimum product terms of the in-pin functions, which is defined as follows:
n , n is the number of inputs of the node), where β i (0≤ i≤ N-1) is a minimum product term of the node's in-pin functions, called MP-term, i.e. β i is in the form of
where g i (1≤ i≤ n) is the global function at the node's i-th input. Given a function pair (π 1 , π 0 ), α i = (π 1 +π 0 )β i is called the restricted MP-term.
Given a function pair (π 1 , π 0 ). Let f be a logic function, f α = (π 1 +π 0 )f is called the restricted function of f. The restricted function and the original function have the following relationship:
In other words, f distinguishes (π 1 , π 0 ) if and only if f α distinguishes (π 1 , π 0 ).
To choose a proper node function, we can try every combination of the MP-terms, i.e. . For single-pair SPFD, the following theorem provides a more efficient approach to perform the above checking with only O(2 n ) time complexity. This is much more efficient and quite affordable for a node with a small number of inputs, usually 4 or 5 for LUT-based FPGAs.
Theorem 1: Given a node whose out-pin SPFD is P = {(π 1 , π 0 )} and in-pin functions are g 1 , g 2 , …, g n , where n is the input number of the node, if each non-empty restricted MP-term α i = (π 1 +π 0 )β i satisfies one of the following conditions,
Then there exists a function that distinguishes (π 1 , π 0 ). Moreover, f can be constructed as following,
where N=2 n ; k i = 0 if α i ≤ π 0 , and
Proof: See [21] .
Actually, Equation (3) gives us a way to construct the internal function of a node when the condition in Theorem 1 has been satisfied. For node G in Figure 1 , we can get G's internal function by substituting g i in each MP-term of (3) with p i and f with p 0 . We can also use the method proposed in [19] to construct the internal function. Examples can be found in [21] .
In fact, we can show that the conditions in Theorem 1 are also necessary for a node to have an output function that distinguishes (π 1 , π 0 ). The proof is not included in this paper due to the page limitation.
Theorem 1 assumes that the SPFD at the output of a node has a single function pair. In practice however, the SPFD at a node's out-pin may contain several function pairs. The following theorem demonstrates a way to combine the function pairs.
Theorem 2: Given the SPFD, P = {(π 11 , π 10 ), (π 21 , π 20 ), …, (π m1 , π m0 )}, at a node's out-pin, and a function ϕ which distinguishes all the pairs in P, without loss of generality, suppose 
Notice that the condition in Theorem 2 is only a sufficient condition, but no longer a necessary condition (different from Theorem 1). In Theorem 2, function ϕ is needed to classify the functions in each pair into ϕ's on-set function and off-set function. Since the node's initial output function must distinguish the SPFD at its out-pin, we can simply use it as ϕ.
In our implementation, if the SPFD at a node's out-pin has several function pairs, we use Theorem 2 to combine them into a single pair.
Node Modification With Wire Addition
Given a node, if no combination of its in-pin functions distinguishes its out-pin SPFD, we can try to add a wire to the node so that the combination of the in-pin functions, including the new wire's function, distinguishes the out-pin SPFD. The following algorithm gives us an efficient way to determine which wire can be added into the node.
Wire Addition Algorithm:
Step 1) Calculate the MP-term set, B = {β 0 , . If B 2 = ∅, then we can successfully modify the node without adding a wire, and we can use the method in the previous subsection, return success. Otherwise, it is necessary to add a wire, and go to the next step.
Step 2) Choose a candidate node in the network from which we want to link a wire to G's new in-pin p n+1 . Suppose its function is g n+1 . , then we can add this wire. Go to the next step. Otherwise, find another candidate node and repeat this step, until all nodes have been tried, return fail.
Step 3) Using the calculation results in Steps 1 and 2 to get the G's output function that distinguishes (π 1 , π 0 ): Step 4) Use a method similar to the one used in the previous section to calculate G's internal function according to (4) . Return success.
Theorem 3:
The wire addition algorithm is correct.
As B 2 is a sub-set of B, which is usually very small, the checking procedure in the above algorithm does not consume too much time. In addition, B 1 and B 2 remain the same for any candidate node. Therefore, they can be re-used in the computation.
Example 1 (Node modification with wire addition): Given the in-pin functions g 1 and g 2 as shown in Figure 4 , the SPFD at G's out-pin p 0 is SPFD 0 = {(π 1 , π 0 )}, where π 1 =x 1 +x 2 and
We carry out the wire addition algorithm in the following steps:
1)
Condition checking (without wire addition):
Thus, we can set B 0 =∅, B 1 ={α 1 , α 2 } and B 2 ={α 0 }. As B 2 ≠ ∅, it is necessary to add a wire.
2)
Try to add a wire from g 3 = x 1 x 2 , check
The conditions are satisfied. Therefore we can add the wire from g 3 to G and obtain
Finally, we get G's internal function
wire to be added 
USE OF PARTITIONING FOR LARGE CIRCUITS
In the implementation of SPFD-GR, ROBDD is used to represent logic function and SPFDs. (We use the CUDD package [18] .) The logic function at each pin is expressed as the primary inputs of the circuit, which is represented by a BDD. SPFDs are also represented by BDDs. The runtime of SPFD-GR is usually dominated by the runtime of various BDD operations, including SPFD calculation and condition check.
For large circuits, it is usually impossible to directly build the BDDs for all node functions based on the global variables of the circuit. In our implementation, we successfully combined SPFD-GR with a state-of-the-art partitioning algorithm, which makes it possible to apply SPFD-GR to large circuits. In our synthesis flow, we first use a partitioning algorithm to partition a big circuit into smaller blocks, and then do rewiring for each block separately. After all blocks have been processed, we combine the results to get the solution for the entire circuit.
The use of partitioning does not significantly impact the ability to finding alternative wires because most alternative wires are actually not very far from the target wire. An experiment in [20] shows that when applying an ATPG-based rewiring algorithm to some MCNC benchmark circuits, there are 96% alternative wires that are within distance two from the target wires (i.e., connected through at most two intermediated wires). Therefore, with a good partitioning algorithm, SPFD-GR can achieve a good rewiring quality while reducing the run time for large circuits. Our experimental results in the next section show that the area minimization with partition is only 2.3% worse than that without partitioning; with over 2.6X runtime reduction for some mid-size MCNC benchmark circuits. Therefore, we conclude that it is practical and efficient to combine our SPFD-GR with the circuitpartitioning algorithm when handling large designs.
We used a state-of-the-art, multi-level, multi-way partitioning program KPM/MESC [10] in our implementation. During our experiments, we noticed that the results are good when the logically related nodes are grouped into the same partition block.
In order to restrict the depth of the circuits, we calculate the depth of each node after partitioning. If we update the depth information for the entire circuit after each rewiring, it would result in long CPU time. So we only update the depth information inside a block after each rewiring change, and for the entire circuit after the rewiring for the block is done. We can ensure that the resulting depth after rewiring will not increase if there is no combinational feedback from an output of the block to one of its input (sometimes the feed back may pass through other blocks). However, our current partitioning algorithm does not guarantee this condition. Therefore, there may be a little possibility that the depth may increase (especially for some large circuits where the feedback is likely to happen). In our experiments in the next section, almost all of the circuits keep their depth or decrease depth.
EXPERIMENTAL RESULTS
We implemented the SPFD-based global rewiring algorithm (SPFD-GR) for the LUT-based FPGA synthesis and integrated it into the RASP system [11] . We performed three sets of experiments: 1) rewiring ability comparison with the existing SPFD-based local rewiring (SPFD-LR) and an ATPG-based rewiring algorithm (with a preliminary experimental flow), 2) area minimization results, 3) the impact of partitioning. These experiments are carried out on a Sun Ultra 60 workstation.
Comparison of Rewiring Ability
In our study, we use rewiring ability to compare two rewiring algorithms. Rewiring ability is defined as the number of wires having at least one alternative wire. The higher rewiring ability, the more rewiring choices an algorithm has. Table 1 compares the rewiring ability of SPFD-GR with SPFD-LR, and an ATPG-based rewiring algorithm (with a preliminary experimental flow). We implemented the SPFD-LR algorithm according to [19] . For the ATPG-based rewiring, we use an ATPG rewiring engine that was used in [12] [14] , which was originally designed for the cell-based post-layout synthesis, with and without recursive learning, denoted as A0 (no recursive All four programs traverse the entire circuit once, selecting every wire as a target wire, and trying to find alternative wires that satisfy the circuit depth restriction. The circuits used in Table 1 are 4-LUT networks obtained after running script.rugged, Cutmap [9] , Red_Removal and Greedy_Pack. All these routines are available in SIS [16] and RASP [11] . Column 2 lists the number of wires in each circuit. Columns 3 ~ 6 show the rewiring ability of the four methods. Columns 7 ~ 10 show the run time of the four algorithms in seconds.
From Table 1 , one can see that for LUT-based FPGA networks, ATPG rewiring algorithms, with or without, recursive learning can find alternative wires for 10.2% and 12.3% of the total wires, respectively. SPFD-LR and SPFD-GR can find alternative wires for 25.3% and 36.6% of the total wires, respectively. SPFD-GR is about 3 times slower than SPFD-LR, as fast as the ATPG-based algorithm without recursive learning used in this experiment, and 5.7X faster than ATPG-based algorithm with recursive learning. Reference [21] provides an example that shows SPFD-GR can find more target wires which have alternative wires than the other 3 algorithms.
Area Minimization Results
We applied SPFD-LR and SPFD-GR to a post-mapping area reduction for MCNC benchmarks and 5 large circuits (provided by one of our industry partners), whose size is up to 100K 2-input gates. Table 2 shows the results for 7 MCNC combinational circuits and 6 MCNC sequential circuits, and Table 3 shows the results for 5 large industrial circuits.
In Table 2 , all initial circuits are synthesized and mapped by "script.algebraic," Cutmap, and Greedy_Pack. We use a greedy Table 3 . Area minimization results for industry benchmarks strategy to do the SPFD-GR based area minimization, which tries to remove as many wires as possible. At the end of each pass, greedy_pack [11] is called to further pack the circuit.
Initial Ciruits

SPFD-LR SPFD-GR
In Table 2 , Columns 2, 3 and 4 are the areas (in terms of total number of 4-LUT nodes), the depths and the longest path delay of the initial circuits. Since depth does not increase when using SPFD-LR and SPFD-GR for rewiring, we do not report depth again. We pass the resulting circuits after SPFD to Quartus II for placement and routing. Then we get the longest delay from the Quartus result. Columns 5 and 9 are the area minimization results after SPFD-LR and SPFD-GR respectively. Columns 6 and 10 are the area reduction compared to the original circuits, and the results show that SPFD-GR achieves 15.4% area minimization while SPFD-LR get 10.3%. Columns 7, 8, 11 and 12 are the delay information of those circuits. The results show that the average delay is not increased after rewiring. Table 3 lists the results for some large industrial circuits. Since these circuits cannot be fitted into any single APEX device for placement and routing (due to I/O limitation), we did not use Quartus to get the delay number. All the circuits go through a similar synthesis flow as in Table 2 , except Ind5, which skips "script.algebraic" because it fails to pass the script after running for 20 hours on Sun Ultra 60.
We used the KPM/MESC partition program [10] to partition the design into a set of blocks. The average partitioning size, which is the average number of LUT nodes within each partition, is set to 80 LUT nodes. For each circuit, the program runs for 6 iterations. Within each iteration, the program runs up to 3 times for each partition.
In Table 3 , Columns 2 and 3 are the areas (in terms of total number of 4-LUT nodes), and the depths of the initial circuits. Columns 4, 5, 8 and 9 are the area minimization results after SPFD-LR and SPFD-GR respectively. It shows that SPFD-GR achieves 17.1% area minimization while SPFD-LR gets 12.9%. Columns 6 and 10 are the circuit depths. Columns 7, 11 and 12 show the CPU times and the ratio of these two algorithms respectively. The CPU time of SPDF-GR is within 2 times of that of SPFD-LR. The depth of Ind4 increased by 1 since we do not update depth information after each rewiring. It is explained in Section 6.
The Impact of Partitioning
A major concern is whether the use of the partitioning technique with SPFD-GR will considerably degrade the solution quality. In Table 4 , we compare the results of SPFD-GR for area minimization with and without partitioning for a set of mediumsize circuits. For the circuits whose 4-LUT numbers are less than 200, we use a 2-way partition. For the others, we use 4-way partition. The initial circuits are obtained by the same method as Table 1 . In Table 4 , "Non-p" refers to the non-partitioned result, while "part" refers to the partitioned result. Both programs run 3 iterations for each circuit.
The total area of the partitioned results is 2.3% worse than without partitioning, while the former is 2.6 times faster than the later. For some circuits, the partitioned results actually have a smaller area. This is due to the fact that we adopt a kind of greedy algorithm for area minimization. For alu4, the partitioned one is slower than the non-partitioned one, because the BDD calculation time is too great. We also performed a similar experiment as in Table 4 , except that we used a 2-way partition for all circuits. In that experiment, the overall result shows that the partitioned one is Table 4 . Impact of partitioning in area minimization only 1.8% worse than the non-partitioned one, and the former is around 1.9 times faster than the later.
CONCLUSIONS
This paper presents an SPFD-based global rewiring algorithm (SPFD-GR), which is capable of finding alternative wires far away from the target wire. Theorems and algorithms are developed for node modification and global rewiring.
The experimental results show that the rewiring ability (in terms of the percentage of wires that have at least one alternative wire) of the SPFD-GR method is 1.45 and 3 times that of the existing SPFD method (SPFD-LR) and the ATPG-based method (with a preliminary experimental flow), respectively.
Using the KPM/MESC partitioning algorithm, the SPFD-GRbased algorithm scales well to the large circuits. The experimental results show that SPFD-GR gets 17.1% area reduction, 4.2% more than SPFD-LR.
In our future work, we plan to develop some heuristics to guide the strategy in selecting target wires and alternative wires. Thus, we can further speed up the SPFD-GR process and also apply this technique to get performance improvement. Since SPFD-GR can be a general tool in post-layout logic re-synthesis, we will also apply our engine to other applications such as routability improvement.
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